		EAST SEARCH	2/25/06
	Hits	Search String	Databases
S1	1254	((integrated or digital) near2 circuit\$1) with emulat\$3	EPO; JPO;
	29	S1 and (distributed with (emulat\$3 or processing))	USPAT; EPO; JPO; DERWENT;
S3	6387	circuit\$1 with emulat\$3	USPAT; EPO; JPO; DERWENT; I
	304	S3 and (distributed with (emulat\$3 or processing))	USPAT; EPO; JPO; DERWENT; IBM
	304	S2 or S4	USPAT; EPO; JPO; DERWENT; IBM_
Se	47	S5 and (reconfigurable with (logic or interconnect\$1))	USPAT; EPO; JPO; DERWENT; IBM
S7	127	S5 and (circuit with element\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S8	16	S5 and (circuit with partition\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S9	7	S5 and (on-board with processing\$1)	EPO; JPO; DERWENT;
S10	38	S5 and (element\$1 with state\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S11	29	S5 and ((monitor\$3 or report\$3 or test\$3) with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S12	48	S5 and ((monitor\$3 or report\$3 or test\$3) with command\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S13	27	S5 and (retriev\$3 with state\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S14	93	S5 and ((analyz\$3 or analysis) with data)	EPO; JPO; DERWENT; I
S15	84	S5 and ((detect\$3 or report\$3) with event\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S16	87	S5 and (board with circuit\$1)	USPAT; EPO; JPO; DERWENT;
S17	10	S5 and (on-chip with processing)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S18	54	S5 and (local\$2 with (monitor\$3 or analyz\$3 or analysis or report\$3))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S19	30	S5 and (test\$3 with (vector\$1 or stimulus or stimulii))	EPO; JPO; DERWENT;
S20	38	S5 and ((generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii))	USPAT; EPO; JPO; DERWENT; I
S21	ო	S5 and (local\$2 with (generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii))	DERWENT;
S22	25	S5 and ((emulat\$3 near2 system) with board\$1)	EPO; JPO; DERWENT;
S23	83	S5 and (workstation)	USPAT; EPO; JPO; DERWENT;
	80	S5 and (EDA with software)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	167	S6 or S8 or S9 or S10 or S11 or S12 or S13 or S17 or S18 or S19 or S20 or S21 or S22 or S2US-PGPUB;	USPAT; EPO; JPO; DERWENT;
S26	210	S7 or S14 or S15 or S16 or S23	
	133	S25 and S26	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	167	S25 or S27	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	1254	((integrated or digital) near2 circuit\$1) with emulat\$3	USPAT; EPO; JPO;
S30	29	S29 and (distributed with (emulat\$3 or processing))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S31 6	6387	circuit\$1 with emulat\$3	USPAT; EPO; JPO; DERWENT;
	304	S31 and (distributed with (emulat\$3 or processing))	USPAT; EPO; JPO; DERWENT; IBM
	304	S30 or S32	USPAT; EPO; JPO; DERWENT; I
S34	47	S33 and (reconfigurable with (logic or interconnect\$1))	USPAT;
S35	127	S33 and (circuit with element\$1)	EPO; JPO;
S36	16	S33 and (circuit with partition\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

US-PGPUB; USPAT; EPO; JPO; DERWENT;		or S40 or S41 or S45 or S46 or S47 or S48 or S50 o US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	timulus or stimuli
S33 and (on-board with processin, S33 and (element\$1 with state\$1) S33 and ((monitor\$3 or report\$3 or S33 and ((monitor\$3 or report\$3 or S33 and (retriev\$3 with state\$1) S33 and ((detect\$3 or report\$3) w S33 and (beact\$3 or report\$3) w S33 and (beact\$3 or report\$3) w S33 and (board with circuit\$1)		S34 or S36 or S37 or S38 or S39 S35 or S42 or S43 or S44 or S51 S53 and S54 S53 or S55 and ((integrated or digital) near2 circuit S58 and (distributed with (emulat\$ S58 and (distributed with (emulat\$ S58 and (distributed with (emulat\$	circuit\$1 with emulat\$3 S61 and (distributed with (emulat\$ S60 or S62 S63 and (reconfigurable with (logic S63 and (on-chip with processing) S63 and (test\$3 with (vector\$1 or S63 and ((generat\$3 or produc\$ S63 and ((local\$2 or on-chip) with S65 or S66 or S67 or S68
7 38 67 48 27 27 23 93 84 87	30 30 30 30 30 30 30 30 30 30 30 30 30 3	167 210 210 133 167 4 1318 62 62	6696 321 321 50 10 32 40 33 53
\$37 \$38 \$40 \$44 \$43 \$45 \$45 \$45 \$45 \$45 \$45 \$45 \$45 \$45 \$45	\$48 \$49 \$51 \$52 \$53 \$55	\$56 \$57 \$58 \$59 \$60 \$62 \$63	S64 S67 S69 S71 S72 S74 S74 S75

Frederic Reblewski

10/003184

## **EAST SEARCH**

2/25/06

Results of search set S115

Document Kind Codes Title
US 20050071716 A1 Testing of reconfigurable logic and interconnect sources

lssue Date Current OR 20050331 714/725

Abstract

20041223 703/23 20041104 706/12 20040916 706/23 ion 20040422 703/28 20040325 711/141 20040304 703/23 IC 20040219 716/8	20031218 20030807 20030805 20030417 20021128		20030527 716/4 20030520 716/6 20021217 712/15 20020702 700/67 20020423 703/28 20011225 706/14 20010724 712/15	19990928 703728 19990824 703728 19990817 716/5 19990817 716/5 19981124 703/23 inte 19981117 703/23 19970902 716/7 19970902 don 19970415 703/23 19960514 706/26 19951212 706/14
Distributed configuration of integrated circuits in an emulation system Neural networks decoder Neural networks Emulation components and system including distributed routing and configuration of emulation Real time emulation of coherence directories using global sparse directories Polymorphic computational system and method in signals intelligence analysis Emulation components and system including distributed event monitoring, and testing of an IC	Method for detecting bus contention from RTL description Processing device with intuitive learning capability Hardware acceleration system for logic simulation Emulation system with time-multiplexed interconnect Distributed logic analyzer for use in a hardware logic emulation system Memory circuit for use in hardware emulation system	METHOD AND SYSTEM FOR DESIGNATION OF ELECTRONIC CIRCUITS Method, apparatus, and program for multiple clock domain partitioning through retiming Method and apparatus for multi-sensor processing Electronic systems testing employing embedded serial scan generator Method and apparatus for multi-sensor processing Memory circuit for use in hardware emulation system Method and apparatus for dynamically testing electrical interconnect Intermediate-grain reconfigurable processing device	Method and system for design verification of electronic circuits Method, apparatus, and program for multiple clock domain partitioning through retiming Intermediate-grain reconfigurable processing device Method and apparatus for multi-sensor processing Emulation system with time-multiplexed interconnect Heuristic processor Intermediate-grain reconfigurable processing device System and method for simulation of integrated hardware and software components	Intermediate-grain with unre-multiplexed interconnect Intermediate-grain reconfigurable processing device Distributed logic analyzer for use in a hardware logic emulation system Method and apparatus for emulating multi-ported memory circuits Manufacturing functional testing of computing devices using microprogram based functional tes Emulation devices, systems and methods with distributed control of clock domains System and method for simulation of computer systems combining hardware and software inte Graph partitioning engine based on programmable gate arrays Electronic systems and emulation and testing devices, cables, systems and methods Electronic simulation and emulation system Emulation devices, systems and methods with distributed control of test interfaces in clock don Convolutional expert neural system (ConExNS) Heuristic digital processor using non-linear transformation Method of removing gated clocks from the clock nets of a netlist for timing sensitive implement
US 20040260530 A1 US 20040220891 A1 US 20040181497 A1 US 20040058187 A1 US 20040059876 A1 US 2004004514 A1	US 20030233504 A1 US 20030149675 A1 US 20030105617 A1 US 20030074178 A1 US 20020177990 A1	20020116168 20020066065 6922664 B1 6920416 B1 6832178 B1 6732068 B2 6694464 B1	US 6571370 B2 US 6567962 B2 US 6496918 B1 US 6415188 B1 US 6377912 B1 US RE37488 E US 6266760 B1 US 6052524 A	US 5956518 A US 5943490 A US 5943490 A US 5937154 A US 5831670 A US 561077 A US 563900 A US 5653900 A US 5677597 A US 5475793 A US 5452239 A

19941227 706/14 19941018 706/25 19930622 706/25 19920512 710/305 19901002 365/185.03 19900123 706/38 19890131 706/38	19880920 706/20
Heuristic processor Convolutional expert neural system (ConExNS) Training system for neural networks and the like Multiple cooperating and concurrently operating processors using individually dedicated memor Multi-layer neural network employing multiplexed output neurons Synapse cell employing dual gate transistor structure Solitary wave circuit for neural network emulation Brain learning and recognition emulation circuitry and method of recognizing events	Brain emulation circuit with reduced confusion
US 5377306 A US 5357597 A US 5222193 A US 5113500 A US 5087826 A US 4961002 A US 486053 A US 486051 A	US 4773024 A



Home | Login | Logout | Access Information | Alerts | Sitemap

## Welcome United States Patent and Trademark Office

Search Results

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

SUPPOF

⊠e-mail Æ printer

(Search)

Results for "(('on-chip processing' and programmable)<in>metadata)"

Your search matched 4 of 1320520 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

**Modify Search** 

» Search Options

View Session History

New Search

» Key

**IEEE JNL** 

IEEE CNF

Display Format:

(('on-chip processing' and programmable)<in>metadata)

Check to search only within this results set

Citation C Citation & Abstract

view selected items

Select All Deselect All

Magazine **IEE JNL** IEE Journal or Magazine

**IEEE Conference** 

IEEE Journal or

Proceeding

IEE Conference **IEE CNF** 

Proceeding

IEEE STD IEEE Standard

1. Programmable multi-task on-chip processing for CMOS imagers

Boussaid, F.; BermakA; Bouzerdoum, A.;

MEMS, NANO/and Smart Systems, 2003. Proceedings. International Conference on

20-23 July 2803 Page(s):227 - 232

AbstractPlus | Full Text: PDF(630 KB) IEEE CNF

Rights and Permissions

2. A 256×256 pixel smart CMOS image sensor for line-based stereo vision application

Ni, Y.; Guan, J.;

Solid-State Circuits, IEEE Journal of

Volume 35, Issue 7, July 2000 Page(s):1055 - 1061

Digital Object Identifier 10.1109/4.848217

AbstractPlus | References | Full Text: PDF(244 KB) | IEEE JNL

Rights and Permissions

3. A 256×256-pixel smart CMOS image sensor for line based stereo vision applicatio

Yang Ni; Guan, J.H.;

Solid-State Circuits Conference, 1999. ESSCIRC '99. Proceedings of the 25th European

21-23 Sept. 1999 Page(s):258 - 261

AbstractPlus | Full Text: PDF(408 KB) IEEE CNF

Rights and Permissions

4. Shunting inhibition-based on-chip processing for CMOS imagers 

Boussaid, F.; Bermak, A.; Bouzerdoum, A.;

Neural Information Processing, 2002. ICONIP '02. Proceedings of the 9th International

Conference on

Volume 3, 18-22 Nov. 2002 Page(s):1310 - 1314 vol.3

AbstractPlus | Full Text: PDF(374 KB) IEEE CNF

Rights and Permissions

Help Contact Us Privacy & Security © Copyright 2006 IEEE - All Rights

Indexed by # Inspec



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library

O The Guide

+"on-chip processing" +programmable

SEARCH

的關係 你怎么的解释。他只是我也不是

Feedback Report a problem Satisfaction survey

Terms used on chip processing programmable

Found 8 of 171,143

Relevance scale 🔲 📟 📰 🔳

Sort results

by

publication date

Save results to a Binder ? Search Tips

Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Display expanded form results

window

Results 1 - 8 of 8

A scalable, clustered SMT processor for digital signal processing

Mladen Berekovic, Sören Moch, Peter Pirsch

June 2004 ACM SIGARCH Computer Architecture News, Volume 32 Issue 3

Publisher: ACM Press

Full text available: pdf(356.32 KB) Additional Information: full citation, abstract, references

A scalable, distributed, processor architecture is presented that emphasizes on high performance computing for digital signal processing applications by combining high frequency design techniques with a very high degree of parallel processing on a chip. The architecture is based on a superscalar processor model with a modified Tomasulo scheme [1], that was extended to eliminate all central control structures for the data flow and to support simultaneous instruction issue from multiple independen ...

<sup>2</sup> CAD: Design and optimization of MOS current mode logic for parameter variations

Hassan Hassan, Mohab Anis, Mohamed Elmasry
April 2004 Proceedings of the 14th ACM Great Lakes symposium on VLSI

Publisher: ACM Press

Full text available: pdf(304.83 KB) Additional Information: full citation, abstract, references, index terms

An automated optimization-based design strategy is proposed for single-level MOS Current Mode Logic (MCML) gates to overcome the complexities of the gate design procedure. The proposed design methodology determines the values of the design variables that achieve the minimum power dissipation point while attaining the required performance. The proposed design methodology has the advantage of speed, accuracy, and ability to include a large number of parameters in the design problem. Moreover, a fo ...

Keywords: MCML, automation, design, optimization, technology scaling, variation

Hardware/Software Co-testing of Embedded Memories in Complex SOCs

Bai Hong Fang, Qiang Xu, Nicola Nicolici

November 2003 Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

**Publisher: IEEE Computer Society** 

Full text available: pdf(145.29 KB) Additional Information: full citation, abstract, index terms

A novel approach for testing embedded memories in complexsystems-on-a-chip (SOCs) is presented. The proposed solution aims to balance the usage of the existing onchipresources and dedicated design for test (DFT) hardwaresuch that the functional power constraints are not exceededduring test while trading-off the testing time againstDFT area

and performance overhead. The suitability of software-centric and hardware-centric approaches for embeddedmemory testing is examined and to combine the advanta ...

4 Design space exploration and architectural design of HW/SW systems: Hardware support for real-time embedded multiprocessor system-on-a-chip memory



management

Mohamed Shalan, Vincent J. Mooney

May 2002 Proceedings of the tenth international symposium on Hardware/software codesign

Publisher: ACM Press

Full text available: R pdf(533.74 KB)

Additional Information: full citation, abstract, references, index terms, review

The aggressive evolution of the semiconductor industry --- smaller process geometries, higher densities, and greater chip complexity --- has provided design engineers the means to create complex high-performance Systems-on-a-Chip (SoC) designs. Such SoC designs typically have more than one processor and huge memory, all on the same chip. Dealing with the global on- chip memory allocation/de-allocation in a dynamic yet deterministic way is an important issue for the upcoming billion transistor mu ...

Keywords: Atalanta, SoCDMMU, System-on-a-Chip, dynamic memory management, embedded systems, real-time operating systems., real-time systems, two-level memory management

<sup>5</sup> A reconfigurable multi-function computing cache architecture



Hue-Sung Kim, Arun K. Somani, Akhilesh Tyagi

February 2000 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays

**Publisher: ACM Press** 

Full text available: 🔁 pdf(992.08 KB)

Additional Information: full citation, abstract, references, citings, index terms

A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially the computing bandwidth limited applications. Instead, such applications may be able to use some additional computing resources. If the unused portion of the cache could serve these computation needs, the on-chip resources would be utilized more efficiently. This presents an opportunity to explore the reconfigurat ...

Microservers: a new memory semantics for massively parallel computing



Jay B. Brockman, Peter M. Kogge, Thomas L. Sterling, Vincent W. Freeh, Shannon K. Kuntz May 1999 Proceedings of the 13th international conference on Supercomputing


**Publisher: ACM Press** 

Full text available: pdf(1.40 MB)

Additional Information: <u>full citation</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

Keywords: massively parallel, microserver, processing-in-memory

Memory bandwidth limitations of future microprocessors



May 1996 ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on Computer architecture ISCA '96, Volume 24 Issue 2

**Publisher: ACM Press** 

Full text available: pdf(1.60 MB)

Additional Information: full citation, abstract, references, citings, index

terms

This paper makes the case that pin bandwidth will be a critical consideration for future microprocessors. We show that many of the techniques used to tolerate growing memory latencies do so at the expense of increased bandwidth requirements. Using a decomposition of execution time, we show that for modern processors that employ aggressive memory latency tolerance techniques, wasted cycles due to insufficient bandwidth generally exceed those due to raw memory latencies. Given the importance of ma ...

A laboratory for teaching parallel computing on parallel structures

Lan Jin, Lan Yang

March 1995 ACM SIGCSE Bulletin , Proceedings of the twenty-sixth SIGCSE technical symposium on Computer science education SIGCSE '95, Volume 27 Issue 1 Publisher: ACM Press

Full text available: pdf(541.68 KB)

Additional Information: full citation, abstract, references, citings, index terms

For the effective use of a laboratory for teaching parallel processing, it is desirable to have parallel systems that can implement various parallel structures at hardware or software level. Such systems developed in our laboratories are described in this paper. They are a multi-computer with reconfiguration and the PVM (Parallel Virtual Machine) with structural implementation. The paper proposes a methodology and several classes of problems for teaching message-passing programming on paral ...

Results 1 - 8 of 8

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player